2.3. CP15 register map summary

CP15 defines 16 registers. The register map for CP15 is shown in Table 2.2.

Table 2.2. CP15 register map

Register

Read

Write

0

ID code [1]

Unpredictable

0

Cache type a

Unpredictable

1

Control

Control

2

Translation table base

Translation table base

3

Domain access control

Domain access control

4

Unpredictable

Unpredictable

5

Fault status [2]

Fault status b

6

Fault address

Fault address

7

Unpredictable

Cache operations

8

Unpredictable

TLB operations

9

Cache lockdown b

Cache lockdown b

10

TLB lockdown b

TLB lockdown b

11

Unpredictable

Unpredictable

12

Unpredictable

Unpredictable

13

FCSE PID

FCSE PID

14

Unpredictable

Unpredictable

15

Test configuration

Test configuration

[1] Register location 0 provides access to more than one register. The register accessed depends on the value of the opcode_2 field. See the register description for details.

[2] Separate registers for instruction and data. See the register description for details.

Copyright © 2000, 2001 ARM Limited. All rights reserved.ARM DDI 0151C
Non-Confidential