Chapter 3. Caches

To reduce the effective memory access time, the ARM946E-S uses a cache controller, an Instruction Cache (ICache), and a Data Cache (DCache). This chapter describes the features and behavior of each of these blocks. It contains the following sections:

Copyright © 2000 ARM Limited. All rights reserved.ARM DDI 0155A
Non-Confidential