2.3.11. Register 9, Cache lockdown registers

These registers allow you to lock down regions of the cache. To read and write these registers:

MCR p15, 0, rd, c9, c0, 0; write data lockdown control
MRC p15, 0, rd, c9, c0, 0; read data lockdown control
MCR p15, 0, rd, c9, c0, 1; write instruction lockdown control
MRC p15, 0, rd, c9, c0, 1; read instruction lockdown control

The format of the register, rd, transferred during this operation is shown in Table 2.21.

Table 2.21. Lockdown register format

Register bit

Function

31

Load bit

30:2

UNP/SBZ

1:0

Cache segment

Lockdown is described in Cache lockdown.

Copyright © 2000 ARM Limited. All rights reserved.ARM DDI 0155A
Non-Confidential