5.2.5. Disabling the D-SRAM

You can disable the D-SRAM by clearing bit 16 of the CP15 control register. When you have disabled the D-SRAM, see Register 9, Tightly-coupled memory region registers, all future reads and writes to the D-SRAM address space access the AHB. Read and write accesses to I-SRAM address space either use the I-SRAM or access the AHB depending on whether I-SRAM is enabled or not.

Copyright © 2000 ARM Limited. All rights reserved.ARM DDI 0155A
Non-Confidential