8.4.2. Scan chain 2

Scan chain 2 allows access to the EmbeddedICE-RT logic registers.The order of the scan chain, from DBGTDI to DBGTDO, is:

No action occurs during CAPTURE-DR.

During SHIFT-DR, a data value is shifted into the serial register. Bits 36:32 specify the address of the EmbeddedICE-RT register to be accessed.

During UPDATE-DR, this register is either read or written depending on the value of bit 37 (0 = read, 1 = write).

Copyright © 2000 ARM Limited. All rights reserved.ARM DDI 0155A