8.6.1. Entry into debug state on breakpoint

Any instruction being fetched from memory is sampled at the end of a cycle. To apply a breakpoint to that instruction, you must assert the breakpoint signal by the end of the same cycle. This is shown in Figure 8.7.

Figure 8.7. Breakpoint timing

You can build external logic, such as additional breakpoint comparators, to extend the breakpoint functionality of the EmbeddedICE-RT logic. The output from the external logic must be applied to the DBGIEBKPT input. This signal is ORed with the internally-generated Breakpoint signal before being applied to the ARM9E‑S core control logic. The timing of the input makes it unlikely that data-dependent external breakpoints are possible.

A breakpointed instruction is allowed to enter the Execute stage of the pipeline, but any state change as a result of the instruction is prevented. All writes from previous instructions complete as normal.

The Decode cycle of the debug entry sequence occurs during the Execute cycle of the breakpointed instruction. The latched Breakpoint signal forces the processor to start the debug sequence.

Copyright © 2000 ARM Limited. All rights reserved.ARM DDI 0155A
Non-Confidential