8.6.4. Watchpoints and exceptions

If a watchpointed data access is also abort, the watchpoint condition is registered and the exception entry sequence performed. Then the processor enters debug state. If there is an interrupt pending, the ARM9E‑S allows the exception entry sequence to occur and then enters debug state.

Copyright © 2000 ARM Limited. All rights reserved.ARM DDI 0155A
Non-Confidential