8.11.2. Debug comms channel status register

The debug comms channel status register is read-only. It controls synchronized handshaking between the processor and the debugger. The debug comms channel status register is shown in Figure 8.11.

Figure 8.11. Debug comms channel status register

Each register bit functions as follows:

Bits 31:28

Contain a fixed pattern that denotes the EmbeddedICE-RT version number (in this case 0011).

Bits 27:2

Are reserved.

Bit 1

Denotes whether the comms data write register is available (from the point of view of the processor). If, from the point of view of the processor, the comms data write register is free (W=0), new data can be written. If the register is not free (W=1), the processor must poll until W=0. From the point of view of the debugger, when W=1, some new data has been written that can then be scanned out.

Bit 0

Denotes whether there is new data in the comms data read register. If, from the point of view of the processor, R=1, there is new data that can be read using an MRC instruction. From the point of view of the debugger, if R=0, the comms data read register is free, and new data can be placed there through the scan chain. If R=1, this denotes that data previously placed there through the scan chain has not been collected by the processor, and so the debugger must wait.

From the point of view of the debugger, the registers are accessed using the scan chain in the usual way. From the point of view of the processor, these registers are accessed using coprocessor register transfer instructions.

You are recommended to use the following instructions:

MRC p14, 0, Rd, c0, c0

This returns the debug comms control register into Rd.

MCR p14, 0, Rn, cl, c0

This writes the value in Rn to the comms data write register.

MRC p14, 0, Rd, cl, c0

This returns the debug data read register into Rd.

You are advised to access this data using SWI instructions when in Thumb state because the Thumb instruction set does not contain coprocessor instructions.

Copyright © 2000 ARM Limited. All rights reserved.ARM DDI 0155A
Non-Confidential