8.7. ARM9E‑S core clock domains

The ARM9E‑S has a single clock, CLK, that is qualified by two clock enables:

During normal operation, SYSCLKEN conditions CLK to clock the core. When the ARM946E‑S is in debug state, DBGTCKEN conditions CLK to clock the core.

Copyright © 2000 ARM Limited. All rights reserved.ARM DDI 0155A
Non-Confidential