10.1. About the ARM946E-S test methodology

To achieve a high level of fault coverage, you can use scan insertion and ATPG techniques on the ARM9E-S core and ARM946E-S control logic as part of the synthesis flow. You can use BIST to provide high fault coverage of the compiled SRAM.

Copyright © 2000 ARM Limited. All rights reserved.ARM DDI 0155A