5.2. Using CP15 control register

When out of reset, the behavior of the tightly-coupled SRAM is controlled by the state of CP15 control register.

Copyright © 2000 ARM Limited. All rights reserved.ARM DDI 0155A
Non-Confidential