3.2. ICache

The ARM946E-S has a four-way set-associative ICache. You can choose the size of the ICache from any of the supported cache sizes. The ICache uses the physical address generated by the processor core. It uses a policy of allocate on read-miss, and is always reloaded one cache line (eight words) at a time, through the external interface.

Copyright © 2000 ARM Limited. All rights reserved.ARM DDI 0155A