Using this manual

This document is organized into the following chapters:

Chapter 1 Introduction

Read this chapter for an introduction to the ETM7. This chapter includes the ETM7 block and functional diagrams.

Chapter 2 Accessing ETM7 Registers

Read this chapter for details of how to access the ETM7 registers.

Chapter 3 Integrating the ETM7

Read this chapter for details of how to integrate the ETM7 with an ARM7 microprocessor.

Chapter 4 Memory Map Decode Interface

Read this chapter for details of the Memory Map Decode interface used to integrate the ETM7 with memory-mapped peripherals.

Chapter 5 ASIC Trace Validation

Read this chapter for details of how to validate the Trace macrocell in an ASIC design.

Chapter 6 Software Considerations for Trace

Read this chapter for a discussion of the software issues that relate to the ETM7.

Chapter 2 Accessing ETM7 Registers

Read this chapter for guidelines that ensure correct operation of the ETM and the trace tools.

Appendix A Signal Descriptions

Read this appendix for a description of the ETM7 signals.

Appendix B Differences between ETM7 versions

Read this appendix for details of the Rev 0 and Rev 1 pin names, and for the changes to the programmer’s model.

Copyright © 2000, 2001 ARM Limited. All rights reserved.ARM DDI 0158D
Non-Confidential