| |||
| Home > Functional Overview > About the ARM PrimeCell MCI (PL180) > Secure digital memory card system | |||
Figure 2.2 shows the secure digital memory card system.
The secure digital memory card system consists of the host and cards connected in a star bus topology. The system host contains the secure digital card controller and a power supply.
The power supply is not described in this document.
The secure digital memory card system is described in the following sections:
Multimedia cards and secure digital memory cards can be used in the same system, as shown in Figure 2.2.
The secure digital memory card bus is implemented using multiplexing logic, as shown in Figure 2.3. The secure digital memory card select register output (see Secure digital memory card select register, MCISelect) controls the output demultiplexers (1 to N) and the input multiplexers (N to 1).
The maximum number of cards that can be installed in a secure digital memory card system depends on the number of data ports on the secure digital card controller. The clock (CLK), power (Vdd), and ground (Vss) are common to all cards, while the command and data (DAT[3:0]) signals are dedicated to each card. After power-up, the secure digital cards only use DAT0 for data transfer. After initialization, the host can change the data bus width. If a multimedia card is connected to the secure digital card controller, only DAT0 is used for data transfer.
The following signals are used on the secure digital memory card bus:
Host to card clock signal.
Bidirectional command/response signal (one per card).
Bidirectional data signals (one per card).
Power and ground signals.
The PrimeCell MCI does not contain the bus multiplexing logic. You must implement this logic when you integrate the block in a system. The configuration depends on the number of ports required.