3.3.2. FIQ Status Register

The read-only VICFIQSTATUS Register, with address offset of 0x004, provides the status of the interrupts after FIQ masking. Table 3.3 lists the bit assignments for this register.

Table 3.3. VICFIQSTATUS Register bit assignments

Bits

Name

Function

[31:0]

FIQStatus

Shows the status of the interrupts after masking by the VICINTENABLE and VICINTSELECT Registers. A HIGH bit indicates that the interrupt is active, and generates an interrupt to the processor.

Copyright © 2000, 2003-2004 ARM Limited. All rights reserved.ARM DDI 0181E
Non-Confidential