The interrupt request logic receives the interrupt requests from the peripheral and combines them with the software interrupt requests. It then masks out the interrupt requests that are not enabled, and routes the enabled interrupt requests to either IRQSTATUS or FIQSTATUS. Figure 2.2 shows a block diagram of the interrupt request logic.