2.1.5. Interrupt priority logic

The interrupt priority block prioritizes the following requests:

The highest priority request generates an IRQ interrupt if the interrupt is not currently being serviced. Figure 2.6 shows a block diagram of the interrupt priority logic.


nVICIRQIN is the daisy-chained IRQ request input.

Figure 2.6. Interrupt priority logic

Copyright © 2000, 2003-2004 ARM Limited. All rights reserved.ARM DDI 0181E