PrimeCell® Vectored Interrupt Controller (PL190) Technical Reference Manual 3.2. Summary of VIC registers

3.2. Summary of VIC registers

Table 3.1 lists the VIC registers.

Table 3.1. VIC register summary

Register	Address offset	Type	Reset value	Description
VICIRQSTATUS	`0x000`	RO	`0x00000000`	See IRQ Status Register
VICFIQSTATUS	`0x004`	RO	`0x00000000`	See FIQ Status Register
VICRAWINTR	`0x008`	RO	`-`	See Raw Interrupt Status Register
VICINTSELECT	`0x00C`	R/W	`0x00000000`	See Interrupt Select Register
VICINTENABLE	`0x010`	R/W	`0x00000000`	See Interrupt Enable Register
VICINTENCLEAR	`0x014`	Write	`-`	See Interrupt Enable Clear Register
VICSOFTINT	`0x018`	R/W	`0x00000000`	See Software Interrupt Register
VICSOFTINTCLEAR	`0x01C`	WO	`-`	See Software Interrupt Clear Register
VICPROTECTION	`0x020`	R/W	`0x0`	See Protection Enable Register
VICVECTADDR	`0x030`	R/W	`0x00000000`	See Vector Address Register
VICDEFVECTADDR	`0x034`	R/W	`0x00000000`	See Default Vector Address Register
VICVECTADDR0	`0x100`	R/W	`0x00000000`	See Vector Address Registers
VICVECTADDR1	`0x104`	R/W	`0x00000000`
VICVECTADDR2	`0x108`	R/W	`0x00000000`
VICVECTADDR3	`0x10C`	R/W	`0x00000000`
VICVECTADDR4	`0x110`	R/W	`0x00000000`
VICVECTADDR5	`0x114`	R/W	`0x00000000`
VICVECTADDR6	`0x118`	R/W	`0x00000000`
VICVECTADDR7	`0x11C`	R/W	`0x00000000`
VICVECTADDR8	`0x120`	R/W	`0x00000000`
VICVECTADDR9	`0x124`	R/W	`0x00000000`
VICVECTADDR10	`0x128`	R/W	`0x00000000`	See Vector Address Registers
VICVECTADDR11	`0x12C`	R/W	`0x00000000`
VICVECTADDR12	`0x130`	R/W	`0x00000000`
VICVECTADDR13	`0x134`	R/W	`0x00000000`
VICVECTADDR14	`0x138`	R/W	`0x00000000`
VICVECTADDR15	`0x13C`	R/W	`0x00000000`
VICVECTCNTL0	`0x200`	R/W	`0x00`	See Vector Control Registers
VICVECTCNTL1	`0x204`	R/W	`0x00`
VICVECTCNTL2	`0x208`	R/W	`0x00`
VICVECTCNTL3	`0x20C`	R/W	`0x00`
VICVECTCNTL4	`0x210`	R/W	`0x00`
VICVECTCNTL5	`0x214`	R/W	`0x00`
VICVECTCNTL6	`0x218`	R/W	`0x00`
VICVECTCNTL7	`0x21C`	R/W	`0x00`
VICVECTCNTL8	`0x220`	R/W	`0x00`
VICVECTCNTL9	`0x224`	R/W	`0x00`
VICVECTCNTL10	`0x228`	R/W	`0x00`
VICVECTCNTL11	`0x22C`	R/W	`0x00`
VICVECTCNTL12	`0x230`	R/W	`0x00`
VICVECTCNTL13	`0x234`	R/W	`0x00`
VICVECTCNTL14	`0x238`	R/W	`0x00`
VICVECTCNTL15	`0x23C`	R/W	`0x00`
VICPERIPHID0	`0xFE0`	RO	`0x90`	See Peripheral Identification Registers
VICPERIPHID1	`0xFE4`	RO	`0x11`	See Peripheral Identification Registers
VICPERIPHID2	`0xFE8`	RO	`0x04`
VICPERIPHID3	`0xFEC`	RO	`0x00`
VICPCELLID0	`0xFF0`	RO	`0x0D`	See PrimeCell Identification Registers
VICPCELLID1	`0xFF4`	RO	`0xF0`
VICPCELLID2	`0xFF8`	RO	`0x05`
VICPCELLID3	`0xFFC`	RO	`0xB1`

Copyright © 2000, 2003-2004 ARM Limited. All rights reserved.	ARM DDI 0181E
Non-Confidential
PDF version