9.6.1. Bypass register


Bypasses the device during scan testing by providing a path between TDI and TDO.


1 bit.

Operating mode

When the BYPASS instruction is the current instruction in the instruction register, serial data is transferred from TDI to TDO in the SHIFT-DR state with a delay of one TCK cycle. There is no parallel output from the bypass register. A logic 0 is loaded from the parallel input of the bypass register in CAPTURE-DR state.

Copyright © 2000, 2001 ARM Limited. All rights reserved.ARM DDI 0184B