2.3.7. Register 3, domain access control register

Register 3 is the read and write domain access control register, consisting of 16 2-bit fields. Each of these 2-bit fields defines the access permissions for the domains shown in Table 2.13.

Table 2.13. Register 3, domain access control

Register

bits

Domain

31:30

D15

29:28

D14

27:26

D13

25:24

D12

23:22

D11

21:20

D10

19:18

D9

17:16

D8

15:14

D7

13:12

D6

11:10

D5

9:8

D4

7:6

D3

5:4

D2

3:2

D1

1:0

D0

The encoding of the two bit domain access permission field is given in Domain access control. You can use the following instructions to access the domain access control register:

MRC p15, 0, Rd, c3, c0, 0       ; read domain 15:0 access permissions
MCR p15, 0, Rd, c3, c0, 0       ; write domain 15:0 access permissions
Copyright © 2000, 2001 ARM Limited. All rights reserved.ARM DDI 0184B
Non-Confidential