Bits [31:14] of the TTB register are concatenated with bits [31:20] of the MVA to produce a 30-bit address as shown in Figure 3.3.

This address selects a 4-byte translation table entry. This is a level one descriptor for either a section or a page table.