3.3.2. Level one fetch

Bits [31:14] of the TTB register are concatenated with bits [31:20] of the MVA to produce a 30-bit address as shown in Figure 3.3.

Figure 3.3. Accessing translation table level one descriptors

This address selects a 4-byte translation table entry. This is a level one descriptor for either a section or a page table.

Copyright © 2000, 2001 ARM Limited. All rights reserved.ARM DDI 0184B