6.3.8. Cached LDR, cached LDM, and cached fetch

A cached LDR or LDM, and a cached fetch, are equivalent to a linefill operation. The BURST[1:0] information is always 10 = 8 words. The address is word-aligned and increases from the lowest address. The lowest five bits always increase from 0x00 to 0x1C. An example linefill is shown in Figure 6.8.

Figure 6.8. Example linefill from 0x100

Copyright © 2000, 2001 ARM Limited. All rights reserved.ARM DDI 0184B