Figure 1.4 shows the signal connections of an additional asynchronous memory controller to the PrimeCell SMC.

Depending on the bus request and grant protocol supported by the additional memory controller, a simple wrapper might be required to enable it to operate with the protocol implemented in the PrimeCell SMC.