| Copyright © 2002-2006 ARM Limited. All rights reserved. | ARM DDI 0211I |
| Non-Confidential | |
 PDF version | |
| Home > Memory Management Unit > Memory region attributes |
| |||
| Home > Memory Management Unit > Memory region attributes | |||
Each TLB entry has an associated set of memory region attributes. These control:
accesses to the caches
how the write buffer is used
if the memory region is shareable. A shareable region must be kept coherent.
| Copyright © 2002-2006 ARM Limited. All rights reserved. | ARM DDI 0211I |
| Non-Confidential | |
| PDF version | |
| Home > Memory Management Unit > Memory region attributes |