4.2.3. Word-invariant mode and ARMv6 configurations

The unaligned access handling is summarized in Table 4.1.

Table 4.1. Unaligned access handling

CP15 register c1Unaligned access model
U bit A bit
00Word-invariant ARMv5. See Word-invariant data access in ARMv6 (U=0)Word-invariant data access in ARMv6 (U=0)Word-invariant data access in ARMv6 (U=0).
01Word-invariant natural alignment check.
10ARMv6 unaligned half/word access, else strict word alignment check.
11ARMv6 strict half/word alignment check.

For a fuller description of the options available, see c1, Control Register.

Copyright © 2002-2006 ARM Limited. All rights reserved.ARM DDI 0211I
Non-Confidential