accurate branch and return prediction, reducing the number of incorrect instruction fetch and decode operations

use of physically addressed caches, which reduces the number of cache flushes and refills, saving energy in the system

the use of MicroTLBs reduces the power consumed in translation and protection look-ups each cycle

the caches use sequential access information to reduce the number of accesses to the TagRAMs and to unwanted Data RAMs.