This chapter describes the ARM1136JF-S level one memory system. It contains the following sections:
About the level one memory system
Cache organization
Tightly-coupled memory
DMA
TCM and cache interactions
Cache debug
Write buffer.