ARM1136JF-S™ and ARM1136J-S™ Technical Reference ManualRevision: r1p3
Home > Memory Management Unit > MMU fault checking > Fault checking sequence

6.9.1. Fault checking sequence

Figure 6.1, Figure 6.2 and Figure 6.3 show the fault checking sequence for translation table managed TLB modes.

Note

The condition for the alignment fault shown in Figure 6.3, for both Section and Page cases, is that all of the following apply:

  • MMU on

  • U=1

  • Strongly ordered or device

  • Unaligned access.

If all of these apply, the check aborts with an alignment fault.

Figure 6.1. Translation table managed TLB fault checking sequence, part 1

Figure 6.2. Translation table managed TLB fault checking: Descriptor checking (level 1 and level 2)

Figure 6.3. Translation table managed TLB fault checking sequence, part 2

Copyright © 2002-2006 ARM Limited. All rights reserved.ARM DDI 0211I
Non-Confidential
PDF file icon  PDF version
Home > Memory Management Unit > MMU fault checking > Fault checking sequence