| Copyright © 2002-2007, 2009 ARM Limited. All rights reserved. | ARM DDI 0211K |
| Non-Confidential | |
 PDF version | |
| Home > Introduction > Components of the processor > Load Store Unit (LSU) |
| |||
| Home > Introduction > Components of the processor > Load Store Unit (LSU) | |||
The Load Store Unit (LSU) manages all load and store operations. The load-store pipeline decouples loads and stores from the MAC and ALU pipelines.
When LDM and STM instructions are
issued to the LSU pipeline, other instructions run concurrently,
subject to the requirements of supporting precise exceptions.
| Copyright © 2002-2007, 2009 ARM Limited. All rights reserved. | ARM DDI 0211K |
| Non-Confidential | |
| PDF version | |
| Home > Introduction > Components of the processor > Load Store Unit (LSU) |