Chapter 16. Cycle Timings and Interlock Behavior

This chapter describes the cycle timings and interlock behavior of integer instructions on the ARM1136JF-S processor. It contains the following sections:

Copyright © 2002-2007, 2009 ARM Limited. All rights reserved.ARM DDI 0211K
Non-Confidential