3.1. About the memory interface

The ARM7EJ-S processor has a von Neumann architecture, with a single 32-bit data bus carrying both instructions and data. Only load, store, and swap instructions can access data from memory.

The ARM7EJ-S processor supports four basic types of memory cycle:

Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B