| |||
Home > Debug Interface and EmbeddedICE-RT > Using Watchpoints and breakpoints in Jazelle state > Monitor mode |
In monitor mode debug:
Execute
the LDR
/STR
instruction and then take
a Data Abort. The link register is the PC value of the last instruction
not to execute + 4. This enables the following return command to
be used, as in ARM state:
SUBS pc, lr, #4
Cause Prefetch Aborts. The link register is calculated in the same way as normal Prefetch Aborts. The return instruction remains:
SUBS pc, lr, #4