5.11. CDP operation

CDP instructions usually execute in a single cycle:

Figure 5.8 shows a CDP operation that is canceled due to an interrupt detected on nIRQ.

In Figure 5.8, the CDP instruction enters the Execute stage of the pipeline and is signaled to execute by CPPASS. In the following cycle CPLATECANCEL is asserted. This causes the coprocessor to terminate execution of the CDP instruction and prevents the CDP instruction from causing state changes to the coprocessor.

Figure 5.8. CDP cycle timing

Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B
Non-Confidential