5.10. MRRC operation

MRRC operations are very similar to MRC operations, except that the coprocessor has to remain in its Execute stage for the second register to be transferred. This is the same as the difference between the MRRC and the MRC described in MCRR operation. Figure 5.7 shows an example of MRRC operation.

Figure 5.7. MRRC cycle timing

Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B