5.5. STC operation

The STC operation is similar to LDC, except that one additional WAIT cycle is inserted before the data transfer request. This WAIT cycle ensures that no combinational path exists between the external coprocessor and the memory. Without the extra WAIT state, a combinational path is possible between CPDIN and WDATA.

The STC operation is shown in Figure 5.2.

Figure 5.2. STC cycle timing

Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B
Non-Confidential