4.4. Minimum interrupt latency

The minimum latency for FIQ or IRQ is the shortest time the request can be sampled by the input register (one cycle), plus the exception entry time (three cycles). The first interrupt instruction enters the Execute pipeline stage four cycles after the interrupt is asserted.

Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B
Non-Confidential