4.2.2. Synchronization

The nFIQ and nIRQ inputs are synchronous inputs to the processor, and must be setup and held about the rising edge of the processor clock, CLK. If interrupt events that are asynchronous to CLK are present in a system, external synchronization logic is required.

Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B
Non-Confidential