8.2. Reset modes

Two reset signals are present in the ARM7EJ-S processor design to enable you to reset different parts of the design independently. A description of the reset signaling combinations and possible applications is shown in Table 8.1.

Table 8.1. Reset modes

Full system resetLOWLOWReset at power up, full system reset.
Core resetLOWHIGHReset of processor core only.
EmbeddedICE-RT resetHIGHLOWReset of EmbeddedICE-RT circuitry.
NormalHIGHHIGHNo reset. Normal run mode.
Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B