10.5. Debug interface

Debug interface timing parameters are shown in Figure 10.4. The timing parameters used in Figure 10.4 are shown in Table 10.4.

Figure 10.4. Debug interface timing

Table 10.4. Debug interface timing parameters

SymbolParameterMinMax

Tihdbgebkpt

DBGEBKPT hold from rising CLK

15%

-

Tihdbgin

Debug inputs input hold from rising CLK

15%

-

Tisdbgebkpt

DBGEBKPT setup to rising CLK

25%

-

Tisdbgin

Debug inputs input setup to rising CLK

25%

-

Tohdbgack

DBGACK hold time from rising CLK

0%

-

Tohdbgcomm

Communications channel output hold time from rising CLK

0%

-

Tohdbgrng

DBGRNG hold time from rising CLK

0%

-

Tohdbgrqi

DBGRQI hold time from rising CLK

0%

-

Tovdbgack

Rising CLK to DBGACK valid

-

60%

Tovdbgcomm

Rising CLK to communications channel outputs valid

-

60%

Tovdbgrng

Rising CLK to DBGRNG valid

-

80%

Tovdbgrqi

Rising CLK to DBGRQI valid

-

45%

Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B
Non-Confidential