10.4. Exception and configuration

Exception and configuration timing parameters are shown in Figure 10.3. The timing parameters used in Figure 10.3 are shown in Table 10.3.

Figure 10.3. Exception and configuration timing

Table 10.3. Exception and configuration timing parameters

SymbolParameterMinMax

Tihcfg

Configuration input hold from rising CLK

15%

-

Tihint

Interrupt input hold from rising CLK

15%

-

Tihnreset

nRESET input hold from rising CLK

15%

-

Tiscfg

Configuration input setup to rising CLK

30%

-

Tisint

Interrupt input setup to rising CLK

30%

-

Tisnreset

nRESET input setup to rising CLK

35%

-

Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B
Non-Confidential