Chapter 9. Instruction Cycle Times

This chapter describes the instruction cycle timings and illustrates the interlock conditions present in the ARM7EJ-S processor design. It contains the following sections:

Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B
Non-Confidential