10.9. ETM interface

ETM interface timing parameters are shown in Figure 10.8. The timing parameters used in Figure 10.8 are shown in Table 10.8.

Figure 10.8. ETM interface timing

Table 10.8. ETM interface timing parameters

SymbolParameterMinMax

Tihetmpwrdown

ETMPWRDOWN input hold from rising CLK

15%-

Tihtpid

TRACEPROCID[31:0] input hold from rising CLK

15%-

Tihtpidwr

TRACEPROCIDWR input hold from rising CLK

15%-

Tisetmpwrdown

ETMPWRDOWN input setup to rising CLK

25%-

Tistpid

TRACEPROCID[31:0] input setup to rising CLK

25%-

Tistpidwr

TRACEPROCIDWR input setup to rising CLK

25%-
Tohetm

ETM interface output signals hold from rising CLK

0%

-

Tovetm

Rising CLK to ETM interface output signals valid

-

20%

Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B
Non-Confidential