The number of words transferred is determined by how the coprocessor drives the CHSD[1:0] and CHSE[1:0] buses. In the example LDC cycle timing shown in Figure 5.1, one word of data is transferred.