| |||
| Home > Debug Interface and EmbeddedICE-RT > Core clock domains | |||
The ARM7EJ-S processor has a single clock, CLK, that is qualified by two clock enables:
CLKEN controls access to the memory system
DBGTCKEN controls debug operations.
During normal operation, CLKEN qualifies CLK to clock the core. When the ARM7EJ-S processor is in debug state, DBGTCKEN qualifies CLK to clock the core.