B.13. EmbeddedICE-RT timing

EmbeddedICE-RT samples the DBGEXT[1] and DBGEXT[0] inputs on the rising edge of CLK.

Refer to Chapter 10 AC Parameters for details of the required setup and hold times for these signals.

Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B
Non-Confidential