3.3.3. Internal cycles

During an internal cycle, the processor does not require a memory access, because an internal function is being performed and no useful prefetching can be performed at the same time.

Where possible the processor broadcasts the address for the next access, so that decode can start, but the memory controller must not commit to a memory access. This is described in Figure 3.4.

Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B
Non-Confidential