| Copyright © 2001 ARM Limited. All rights reserved. | ARM DDI 0214B |
| Non-Confidential | |
 PDF version | |
| Home > Debug Interface and EmbeddedICE-RT > Debug Communications Channel > DCC registers |
| |||
| Home > Debug Interface and EmbeddedICE-RT > Debug Communications Channel > DCC registers | |||
Coprocessor 14 contains 4 registers, allocated as shown in Table 6.1.
Table 6.1. Coprocessor 14 register map
Register name | Register number | Notes |
|---|---|---|
Control | C0 | Read only[1] |
Data read | C1 | For reads |
Data write | C1 | For writes |
Monitor mode debug status | C2 | Read/write |
[1] You can clear bit 0 of the communications channel control register by writing to it from the debugger (JTAG) side. | ||
The registers are accessed by the debugger using the scan chain in the usual way. They are accessed by the processor using coprocessor register transfer instructions.
| Copyright © 2001 ARM Limited. All rights reserved. | ARM DDI 0214B |
| Non-Confidential | |
| PDF version | |
| Home > Debug Interface and EmbeddedICE-RT > Debug Communications Channel > DCC registers |