9.17.1. Interlocks

A swap operation can cause single-cycle interlocks in a similar way to a load register instruction.

Table 9.24 shows the cycle timing for the basic data swap operation.

Table 9.24. Cycle timings for a basic data swap operation

Normal1da(pc+2i)N cycle1 
 3pc+3i-N cycle0Rd
1-cycle interlock1da(pc+2i)N cycle1 
 2da(da)N cycle1-
 3pc+3i-I cycle0Rd
 4pc+3i-S cycle0-
   (pc+3i)  -
Copyright ©  2001 ARM Limited. All rights reserved.ARM DDI 0214B