The pad interface block provides the interface to the pads. The pad interface uses feedback clocks, MPMCFBCLKIN[3:0], to resynchronize SDRAM read data from the off-chip to on-chip domains.

Figure 2.2 shows a block diagram of the pad interface.