When an AHB master generates busy cycles (AHB HTRANS=BUSY) the memory controller waits until busy is inactive before completing the transfer. This increases transfer latency. The memory controller does not re-arbitrate to another AHB port if busy goes active.